Embrace High-Speed Design

Let’s constrain and route some DDR3 memory

In Product Settings, we choose a high-speed license and then we’re ready to constrain our critical differential pairs and we’ll assign a differential-pair rule stack to the differential clock. The rule stack for the DDR3 clock yields a differential impedance of 100 Ohm.